

I hereby certify that this correspondence is being deposited with the U. S. Postal Service on the date set forth below as First Class Mail in an envelope addressed to: Mail Stop MISSING PARTS, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.
Date of Signature and Deposit: Aug 9, 2004

[Signature]
Attorney of Record

PATENT

Docket No. 121812.00006

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Chun Hua Yang
Appl. No: 10/808,698
Filing Date: March 25, 2004
Title: Differential Detector
Group Art: 2631

CLAIM TO FOREIGN PRIORITY

Mail Stop MISSING PARTS
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

Claim to foreign priority, based on Singapore Patent Application No. 200301513-8, filed March 27, 2003 is hereby lodged under 35 U.S.C. §119. A certified copy of the foreign priority document is submitted herewith.

No additional fee is believed to be due, but if any fee needs to be credited or charged, please charge Deposit Account No. 17-0055.

Respectfully submitted,

By: [Signature]
Michael J. McGovern
Quarles and Brady LLP
411 East Wisconsin Ave.
Milwaukee, WI 53202
(414) 277-5725
Attorney of Record

**REGISTRY OF PATENTS
SINGAPORE**


This is to certify that the annexed is a true copy of application as filed for the following Singapore patent application.

Date of Filing : 27 MARCH 2003

Application Number : 200301513-8

Applicant(s) /
Proprietor(s) of
Patent : OKI TECHNO CENTRE (SINGAPORE)
PTE LTD

Title of Invention : DIFFERENTIAL DETECTOR



SHARMAINE WU (Ms)
Assistant Registrar
for REGISTRAR OF PATENTS
SINGAPORE

13 APRIL 2004

**CERTIFIED COPY OF
PRIORITY DOCUMENT**

BEST AVAILABLE COPY

PATENTS FORM 1Patents Act
(Cap. 221)
Patents Rules
Rule 19

ACTION

INTELLECTUAL PROPERTY OFFICE OF SINGAPORE**REQUEST FOR THE GRANT OF A PATENT UNDER
SECTION 25**

101101

* denotes mandatory fields

1. YOUR REFERENCE*

SP5102

**2. TITLE OF
INVENTION***

DIFFERENTIAL DETECTOR

3. DETAILS OF APPLICANT(S)* (see note 3)

Number of applicant(s)

1

(A) Name

Oki Techno Centre (Singapore) Pte Ltd

Address

10 Collyer Quay #19-08 Ocean Building
Singapore 049315

State

Country

SG

☒

For corporate applicant



For individual applicant

State of Incorporation

State of residency

Country of Incorporation

SG

Country of residency



For others (please specify in the box provided below)

(B) Name

Address

State

Country



☐

For corporate applicant

☐

For individual applicant

State of incorporation

State of residency

Country of incorporation

Country of residency

☐

For others (please specify in the box provided below)

(C) Name

Address

State

Country

☐

For corporate applicant

☐

For individual applicant

State of incorporation

State of residency

Country of incorporation

Country of residency

☐

For others (please specify in the box provided below)

☐

Further applicants are to be indicated on continuation sheet 1

4. DECLARATION OF PRIORITY (see note 5)

A. Country/country designated

DD MM YYYY

File number

Filing Date

B. Country/country designated

DD MM YYYY

File number

Filing Date

☐

Further details are to be indicated on continuation sheet 6

5. INVENTOR(S)* (see note 6)

A. The applicant(s) is/are the sole/joint inventor(s)

Yes

☐

No

☒

B. A statement on Patents Form 8 is/will be furnished

Yes

☒

No

☐

6. CLAIMING AN EARLIER FILING DATE UNDER (see note 7)

☐

section 20(3)

☐

section 26(6)

☐

section 47(4)

Patent application number

DD MM YYYY

Filing Date

Please mark with a cross in the relevant checkbox provided below
(Note: Only one checkbox may be crossed.)

☐

Proceedings under rule 27(1)(a)

DD MM YYYY

Date on which the earlier application was amended

☐

Proceedings under rule 27(1)(b)

7. SECTION 14(4)(C) REQUIREMENTS (see note 8)

Invention has been displayed at an international exhibition. Yes

☐

No

☒

8. SECTION 114 REQUIREMENTS (see note 9)

The invention relates to and/or used a micro-organism deposited for the purposes of disclosure in accordance with section 114 with a depository authority under the Budapest Treaty.

Yes

☐

No

☒

9. CHECKLIST*

(A) The application consists of the following number of sheets

i.	Request	<input type="text" value="5"/>	Sheets
ii.	Description	<input type="text" value="13"/>	Sheets
iii.	Claim(s)	<input type="text" value="4"/>	Sheets
iv.	Drawing(s)	<input type="text" value="6"/>	Sheets
v.	Abstract (Note: The figure of the drawing, if any, should accompany the abstract)	<input type="text" value="1"/>	Sheets
Total number of sheets		<input type="text" value="29"/>	Sheets

(B) The application as filed is accompanied by:

☐

Priority document(s)

☐

Translation of priority document(s)

☒

Statement of inventorship
& right to grant

☐

International exhibition certificate

10. DETAILS OF AGENT (see notes 10, 11 and 12)

Name

Firm

11. ADDRESS FOR SERVICE IN SINGAPORE* (see note 10)

Block/Hse No.

Level No.

Unit No./PO Box

Street Name

P.O BOX 636

Building Name

TANJONG PAGAR POST OFFICE

Postal Code

910816

12. NAME, SIGNATURE AND DECLARATION (WHERE APPROPRIATE) OF APPLICANT OR AGENT* (see note 12)

(Note: Please cross the box below where appropriate.)

☒

I, the undersigned, do hereby declare that I have been duly authorised to act as representative, for the purposes of this application, on behalf of the applicant(s) named in paragraph 3 herein.

Name and Signature

LLOYD WISE

DD MM YYYY

27 03 2003

Our Ref: SP5102

NOTES:

1. This form when completed, should be brought or sent to the Registry of Patents together with the rest of the application. Please note that the filing fee should be furnished within the period prescribed.
2. The relevant checkboxes as indicated in bold should be marked with a cross where applicable.
3. Enter the name and address of each applicant in the spaces provided in paragraph 3.
Where the applicant is an individual
 - Names of individuals should be indicated in full and the surname or family name should be underlined.
 - The address of each individual should also be furnished in the space provided.
 - The checkbox for "For individual applicant" should be marked with a cross.
Where the applicant is a body corporate
 - Bodies corporate should be designated by their corporate name and country of incorporation and, where appropriate, the state of incorporation within that country should be entered where provided.
 - The address of the body corporate should also be furnished in the space provided.
 - The checkbox for "For corporate applicant" should be marked with a cross.
Where the applicant is a partnership
 - The details of all partners must be provided. The name of each partner should be indicated in full and the surname or family name should be underlined.
 - The address of each partner should also be furnished in the space provided.
 - The checkbox for "For others" should be marked with a cross and the name and address of the partnership should be indicated in the box provided.
4. In the field for "Country", please refer to the standard list of country codes made available by the Registry of Patents and enter the country code corresponding to the country in question.
5. The declaration of priority in paragraph 4 should state the date of the previous filing, the country in which it was made, and indicate the file number, if available. Where the application relied upon in an International Application or a regional patent application e.g. European patent application, one of the countries designated in that application (being one falling under section 17 of the Patents Act) should be identified and the country should be entered in the space provided.
6. Where the applicant or applicants is/are the sole inventor or the joint inventors, paragraph 5 should be completed by marking with a cross the 'YES' checkbox in the declaration (A) and the 'NO' checkbox in the alternative statement (B). Where this is not the case, the 'NO' checkbox in declaration (A) should be marked with a cross and a statement will be required to be filed on Patents Form 8.
7. When an application is made by virtue of section 20(3), 26(6) or 47(4), the appropriate section should be identified in paragraph 6 and the number of the earlier application or any patent granted thereon identified. Applicants proceeding under section 26(6) should identify which provision in rule 27 they are proceeding under. If the applicants are proceeding under rule 27(1)(a), they should also indicate the date on which the earlier application was amended.
8. Where the applicant wishes an earlier disclosure of the invention by him at an International Exhibition to be disregarded in accordance with section 14(4)(c), then the 'YES' checkbox at paragraph 7 should be marked with a cross. Otherwise, the 'NO' checkbox should be marked with a cross.
9. Where in disclosing the invention the application refers to one or more micro-organisms deposited with a depository authority under the Budapest Treaty, then the 'YES' checkbox at paragraph 8 should be marked with a cross. Otherwise, the 'NO' checkbox should be marked with a cross. Attention is also drawn to the Fourth Schedule of the Patents Rules.
10. Where an agent is appointed, the fields for "DETAILS OF AGENT" and "ADDRESS FOR SERVICE IN SINGAPORE" should be completed and they should be the same as those found in the corresponding Patents Form 41. In the event where no agent is appointed, the field for "ADDRESS FOR SERVICE IN SINGAPORE" should be completed, leaving the field for "DETAILS OF AGENT" blank.
11. In the event where an individual is appointed as an agent, the sub-field "Name" under "DETAILS OF AGENT" must be completed by entering the full name of the individual. The sub-field "Firm" may be left blank. In the event where a partnership/body corporate is appointed as an agent, the sub-field "Firm" under "DETAILS OF AGENT" must be completed by entering the name of the partnership/body corporate. The sub-field "Name" may be left blank.
12. Attention is drawn to sections 104 and 105 of the Patents Act, rules 90 and 105 of the Patents Rules, and the Patents (Patent Agents) Rules 2001.
13. Applicants resident in Singapore are reminded that if the Registry of Patents considers that an application contains information the publication of which might be prejudicial to the defence of Singapore or the safety of the public, it may prohibit or restrict its publication or communication. Any person resident in Singapore and wishing to apply for patent protection in other countries must first obtain permission from the Singapore Registry of Patents unless they have already applied for a patent for the same invention in Singapore. In the latter case, no application should be made overseas until at least 2 months after the application has been filed in Singapore, and unless no directions had been issued under section 33 by the Registrar or such directions have been revoked. Attention is drawn to sections 33 and 34 of the Patents Act.
14. If the space provided in the patents form is not enough, the additional information should be entered in the relevant continuation sheet. Please note that the continuation sheets need not be filed with the Registry of
Patents if they are not used.

DIFFERENTIAL DETECTOR

FIELD OF THE INVENTION

The present invention relates to a differential detector suitable for use in a GMSK or GFSK modulation scheme.

BACKGROUND OF THE INVENTION

GMSK or GFSK modulation are widely adopted approaches by many wireless communication standards such as GSM, DECT and Bluetooth. There are several demodulation structures for GFSK including coherent demodulation and differential demodulation. Carrier recovery for coherent demodulation increases the carrier acquisition time to a relatively high degree. Therefore, for a burst-mode communication system, differential demodulation is often preferred. In a radio communication system due to either discrepancy between the oscillators at the transmitter and the receiver, or the Doppler effect, frequency offset between the transmitter and receiver usually occurs, which degrades the performance of the system. In order to ensure a satisfactory BER performance, it is important to compensate for the effect of frequency offset. This is particularly true for the case of burst mode communication systems where a fast and robust method to estimate and eliminate the effect of frequency offset is deemed necessary.

Fig.1 shows the typical structure of a GFSK transmitter which comprises a Gaussian low pass filter (LPF) and a FM modulator. The response $p(t)$ at time t of the Gaussian filter to a unit rectangular pulse with duration T_b is given by

$$p(t) = Q\left[\frac{2\pi B}{\sqrt{\ln 2}}(t - 0.5T_b)\right] - Q\left[\frac{2\pi B}{\sqrt{\ln 2}}(t + 0.5T_b)\right] \quad (1)$$

where $Q(t) = \int_t^{\infty} \frac{1}{\sqrt{2\pi}} e^{-\tau^2/2} d\tau$, τ is a dummy variable of the integral, and B is the 3-dB bandwidth of the Gaussian filter.

The phase of the GFSK signal is given by:

$$\Phi(t) = 2\pi k_m \sum_{i=-\infty}^{\infty} b_i \int_{-\infty}^t p(\tau - iT_b) d\tau \quad (2)$$

where k_m is the modulation index and b_i is the transmitted signal.

A prior art differential detector for a GFSK signal is illustrated in Fig.2, which includes a frequency converter 230 arranged to convert the input signal $r(t)$ into a demodulated baseband signal, a pair of samplers 217, 218, a demodulator 231 and a comparator 224. The frequency converter 230 further includes a multiplexer 210 for receiving and converting the input signal $r(t)$ into two primary orthogonal signals, a VCO 214 for providing a local oscillating signal, a phase shifter 213 for phase shifting (by 90 degrees) the local oscillating signal from the VCO 214, a pair of multipliers 211 and 212 for respectively multiplying the two primary orthogonal signals from the multiplexer 210 with the local oscillating signal from VCO 214 and the phase shifted signal from the phase shifter 213 to yield two orthogonal signals $I(t)$ and $Q(t)$, and a pair of low-pass filters 215 and 216 coupled with multipliers 211 and 212 for filtering the high frequency components of the two signals $I(t)$ and $Q(t)$.

Without considering the distortion introduced by the channel, the received signal $r(t)$ at intermediate frequency f_{IF} is

$$r(t) = A \cos[2\pi(f_{IF} + \Delta_f)t + \Phi(t)] + n(t), \quad (3)$$

where Δ_f is the frequency offset and $n(t)$ is white Gaussian noise, and A is the signal amplitude. By passing through the frequency converter 230 and samplers 217 and 218 which sample the two orthogonal components of the demodulated baseband signal, the digital in-phase and quadrature-phase components of the demodulated baseband signal I_n, Q_n are:

$$\begin{aligned} I_n &= A \cos[2\pi \Delta_f nT_s + \Phi(nT_s) + \theta] \\ Q_n &= -A \sin[2\pi \Delta_f nT_s + \Phi(nT_s) + \theta] \end{aligned} \quad (4)$$

where $T_s = \frac{T_b}{K}$ is the sampling duration and θ is the phase offset produced by the receiver VCO 214.

The demodulator 231 in Fig. 2 includes a pair of delay units 219 and 220 coupled with the pair of samplers 217 and 218 for respectively delaying the outputs from the samplers to generate delayed signals $I((n-1)T_s)$ and $Q((n-1)T_s)$ in which T_s represents a sampling period, and a pair of multipliers 221 and 222 coupled with the pair of delay units 219 and 220 to cross-multiply the outputs from the pair of delay units with the outputs from the pair of samplers 217 and 218, to give two signals $I(nT_s)Q((n-1)T_s)$ and $I((n-1)T_s)Q(nT_s)$. After summation by the adder 223, the output of the demodulator 231 is

$$y_n = I(nT_s)Q((n-1)T_s) - I((n-1)T_s)Q(nT_s) = A^2 \sin(2\pi\Delta_f T_s + \Delta\Phi) \quad (5)$$

where $\Delta\Phi = \Phi(nT_s) - \Phi((n-1)T_s)$ represents the phase difference during a sampling period. Under ideal conditions, the frequency offset Δ_f vanishes and the detector output is $A^2 \sin(\Delta\Phi)$, which is fed to a comparator 224 with a zero threshold. Logic "1" and "0" of the transmitted signal are determined by the following rule:

$$\hat{b}_n = \begin{cases} 1, & y_n > 0 \\ 0, & y_n \leq 0 \end{cases} \quad (6)$$

where \hat{b}_n is the output of the threshold comparator at $t = nT_s$.

The detector output y_n in Eqn(5) is the sine of the change in phase of the signal $r(t)$ over one sampling duration plus a frequency offset term. Usually, the frequency offset is non-zero, for example, in the Bluetooth standard the transmitter is allowed to have a frequency offset up to $\pm 75\text{kHz}$ and a frequency drift rate up to $400\text{Hz}/\mu\text{s}$. Using the decision rule given in Eqn.(6), the performance of the detector depicted in Fig. 2 is degraded when the frequency offset is non-zero.

In US Patent 5,867,059, a method based on Fast Fourier Transform operation is disclosed to estimate the abovementioned frequency offset which is compensated by adjusting the frequency of the local oscillator. A feedback loop circuit is included to compensate for the frequency offset at the expense of increased complexity.

A one-bit differential demodulator is disclosed in US Patent 5,448,594 in which at least one Butterworth and one IIR low pass filter are combined to estimate the value of a threshold for a comparator, which is caused by the frequency offset. For burst-mode operation, this method is not fast enough to track the value of the threshold related to the frequency offset, especially in Bluetooth where there are only 4 preambles available.

It is an object of the present invention to provide a novel method and apparatus to alleviate the distortion caused by frequency offset.

SUMMARY OF THE INVENTION

In accordance with one aspect of the present invention, there is provided a differential detector comprising: a frequency converter arranged to convert an input signal into a demodulated baseband signal; sampling means arranged to sample said demodulated baseband signal at a sampling frequency to provide a sampled signal; a demodulator arranged to demodulate the sampled signal to provide a demodulated signal; and frequency offset sensing means arranged to sense an envelope of the demodulated signal to provide an offset signal indicative of a frequency offset of the input signal.

Preferably, said sensing means comprises: means arranged to track the envelope of said demodulated signal from said demodulator and provide a tracking signal; and a filter arranged to low pass filter the tracking signal to provide the offset signal.

Typically, said filter coefficient generator reduces the filter coefficient as a function of time.

Typically, said filter has a bandwidth which decreases as a function of time.

Typically, said sensing means further comprises a reset signal generator arranged to detect the start of input data transmission and reset the sensing means.

Typically, the generator is arranged to detect signal power to detect the start of transmission.

Preferably, the demodulator comprises power normalizing means arranged to generate a power signal from the sampled signal and provide a normalized demodulated signal to the generator.

Preferably, the demodulator includes power normalizing means arranged to generate a power signal from the sampled signal and provide a normalized demodulated signal to the sensing means.

Typically, the sensing means further comprises a comparator arranged to compare said demodulated signal with a threshold provided by the offset signal to provide an output signal.

In accordance with another aspect of the present invention, there is provided a differential detector comprising: a frequency converter arranged to convert an input signal into a demodulated baseband signal; sampling means arranged to sample said demodulated baseband signal at a sampling frequency to provide a sampled signal; a demodulator arranged to demodulate the sampled signal to provide a demodulated signal; and a filter arranged to filter the demodulated signal to provide a filtered signal indicative of a frequency offset of the input signal and wherein the filter is arranged to have a bandwidth which decreases as a function of time.

BRIEF DESCRIPTION OF THE DRAWINGS

Embodiments of the invention will now be discussed, by way of example, with reference to the accompanying drawings, in which:

Fig.1 schematically illustrates a GFSK transmitter of the prior art;

Fig.2 schematically illustrates a prior art GFSK differential detector;

Fig.3 schematically illustrates a first embodiment of a differential detector of the present invention;

Fig. 4 is a schematic block diagram illustrating the structure of a data slicer of the embodiment of Fig. 3;

Fig. 5 is a flow chart of the algorithm for computing the low frequency component caused by the frequency offset in the data slicer of Fig. 4.

Fig. 6 schematically illustrates a second embodiment of a differential detector of the present invention;

Fig. 7 is a schematic block diagram illustrating the structure of a data slicer of second embodiment of the present invention; and

Fig. 8 is a flow chart of the algorithm for computing the low frequency component caused by the frequency offset in the data slicer of Fig. 7.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS OF THE INVENTION

A first embodiment of a differential detector for a GFSK modulated signal is shown in Fig. 3. The detector includes a frequency converter 230, a pair of samplers 217 and 218, a demodulator 231, a data slicer 310 and a comparator 224. The frequency converter 230, the pair of samplers 217 and 218 and the demodulator 231 are the same as the prior art illustrated in Fig.2, and will not be explained further. The demodulator output is

$$x_n = I(nT_s)Q((n-1)T_s) - I((n-1)T_s)Q(nT_s) = A^2 \sin(2\pi\Delta_f T_s + \Delta\Phi) \quad (7)$$

which is the sine of the change in phase of the received signal $r(t)$.

When $2\pi\Delta_f T_s$ is small, the expression of Eqn (7) can be approximated by:

$$x_n \approx A^2 (2\pi\Delta_f T_s \cos \Delta\Phi + \sin \Delta\Phi) \quad (8)$$

The expectation value of x_n in Eqn(8) yields:

$$E[x_n] = A^2 (2\pi\Delta_f T_s E[\cos \Delta\Phi] + E[\sin \Delta\Phi]) \quad (9)$$

For an one-bit differential detector, the phase difference can be approximated by the following equation:

$$\Delta\Phi \approx b_{k+1}\theta_1 + b_k\theta_0 + b_{k-1}\theta_{-1} \quad (10)$$

where θ_i is the result of integration over one sampling duration generated by the i th symbol element.

For the Bluetooth system, the phase difference $\Delta\Phi$ over one symbol duration corresponding to all possible combinations of input data is tabulated in Table 1.

b_{i+1}	b_i	b_{i-1}	$\Delta\Phi$ (degree)
0	0	0	-57.6
0	0	1	-45.45
1	0	0	-45.45
1	0	1	-33.3
0	1	0	33.30
0	1	1	45.45
1	1	0	45.45
1	1	1	57.60

Table 1: phase difference for one-bit differential detector

Under the assumption of equally distributed input data, it can be seen that $E[\sin \Delta\Phi] = 0$. From Eqn(8), the frequency offset produces a low frequency signal $A^2 2\pi\Delta_f T_s \cos \Delta\Phi$ at the output of differential demodulator. The threshold signal for the comparator needs to be non-zero due to the frequency offset. A data slicer 310 is added in Fig.3 to adaptively track the low frequency signal $A^2 2\pi\Delta_f T_s \cos \Delta\Phi$, which is used as the threshold level for the following comparator 224.

The implementation of the data slicer of the first embodiment is explained with reference to Figs. 4 and 5.

In the prior art, such as US Patent 5448594, entitled "One-bit Differential Demodulator", a low pass filter is designed to track the low frequency signal $A^2 2\pi\Delta_f T_s \cos \Delta\Phi$ directly. The disadvantage of this method is that if the bandwidth of the filter is excessive, the resultant output will contain too much high frequency content, which endangers the proper operation of the differential detector as a whole. If the bandwidth of the filter is insufficient, a long time is needed to capture the burst data.

Instead of tracking the low frequency component directly, in the present invention, the envelope of the detector output x_n is tracked and low-pass filtered

to obtain the low frequency component. As the envelope of the demodulated signal tends to be more stable than the demodulated signal itself, a LPF with a much wider bandwidth can be employed to give a fast tracking without introducing too much disturbance. A separate feature which allows a further improvement in performance, i.e., capture of the data in a shorter time while keeping a good BER performance simultaneously, is the use of an adaptive low pass filter. During the beginning of the data reception, the filter can be allowed to begin operation at a wider bandwidth. This is useful in terms of capturing the burst data quickly. As more data is received, the bandwidth of the filter is reduced gradually in order to suppress the high frequency components.

A block diagram of the structure of the data slicer 310 of the first embodiment is depicted in Fig. 4 and is composed of three main functional blocks: An adaptive IIR filter coefficient generator 412, tracker 410, and adaptive IIR filter 411. The operation of the data slicer is described by the flow chart in Fig.5. At the beginning of the loop, the parameters α , Max , Min and dc are preset to an appropriate value (e.g., zero), in which parameter α is a coefficient of the IIR filter 411, Max and Min are respectively the values of positive and negative peaks of the envelope of the demodulator output x_n , and dc is the output of the IIR filter 411, which is the low frequency component of the envelope of the demodulator output x_n . The values of the positive and negative peaks Max , Min of the input signal x_n are updated by using tracker 410 based on the following rules:

- if $x_n < x_{n-1} > x_{n-2}$ and $x_{n-1} > Min + threshold$ and $x_{n-1} < MAX$,
And if $x_{n-1} > Max$ or $x_{n-1} > dc_{n-1}$, then $Max = x_{n-1}$
- if $x_n > x_{n-1} < x_{n-2}$ and $x_{n-1} < Max - threshold$ and $x_{n-1} > -MAX$,
And if $x_{n-1} < Min$ or $x_{n-1} < dc_{n-1}$, then $Min = x_{n-1}$

where, x_n, x_{n-1}, x_{n-2} are samples of the demodulator output at time n , time $n-1$ and time $n-2$, respectively. The parameter "threshold" is a user-defined constant reflecting the smallest gap between the positive and negative peaks. The parameter "MAX" is also a user-defined constant, wherein the tracked positive

and negative peaks are confined within the range $(-MAX, MAX)$. Moreover, "threshold" and "MAX" are proportional to the sampling duration, the modulation index being employed, as well as the amplitude of the input signal. The explanation of the above rule for providing the max and min peaks of the envelope is described in details as follows:

With the constraints $x_n < x_{n-1} > x_{n-2}$ and $x_n > x_{n-1} < x_{n-2}$ applied, only the local maximum and minimum are obtained. However, the local maximum or minimum differ from the positive or negative peaks of x_n . In addition to the aforementioned inequality constraints, the positive (negative) peaks must be chosen from a set of local maximum (minimum) with the condition $x_{n-1} > Min + threshold$ ($x_{n-1} < Max - threshold$) applied. Due to the properties of GFSK modulation, the maximum absolute phase difference $\Delta\phi_{max}$ is constrained so is the maximum absolute value of $x_{n,max} \approx A^2(2\pi\Delta_f T_S \cos\Delta\phi_{max} + \sin\Delta\phi_{max})$, where $\Delta_f = \Delta_{f,max}$. $x_{n,max}$ is denoted by the user defined constant MAX. Due to the presence of noise and interference, the demodulated signal x_n may be larger than MAX or smaller than -MAX. So the tracked positive and negative peaks Max and Min are confined within the range $(-MAX, MAX)$. In fact, there are many kinds of techniques for tracking the positive and negative envelopes of the demodulated signals.

Adaptive IIR filter coefficient generator 412 adjusts the coefficient α_n of the IIR filter 411 at time n to reduce the bandwidth of the adaptive IIR filter. The coefficient α_n at time n is reduced as a function of time. For example, $\alpha_n = \frac{31}{32}\alpha_{n-1} + \frac{1}{32} * \frac{1}{256}$, and α_n is reset to an initialization value (i.e., α_0 which is a predetermined constant) and is monotonically reduced until the end of transmission. The maximum and the minimum values Max, Min and the parameter α_n are then used as the inputs to the adaptive IIR filter 411 for the calculation of the low frequency component of the envelope of the demodulator output x_n according to the following equation

$$dc_n = (1 - \alpha_n)dc_{n-1} + \frac{\alpha_n}{2}(Max + Min). \quad (11)$$

where, dc_n is the low frequency component of the envelope of the signal x_n at time n , dc_{n-1} is the low frequency component of the envelope of the signal x_{n-1} at time $n-1$, α_n is the coefficient of filter at time n .

The above process is repeated as long as the differential detector is in operation. The signal dc_n is used as an input to a comparator 224 of Fig. 3 as a threshold signal. The following rule determines a logic "1" or "0" to be transmitted:

$$\hat{b}_n = \begin{cases} 1, & x_n > dc_n \\ 0, & x_n \leq dc_n \end{cases} \quad (12)$$

With reference to Figs. 6-8, the second embodiment of present invention will be explained. The detector includes a frequency converter 230, a pair of samplers 217 and 218, a demodulator 631, a data slicer 614 and a comparator 224. The frequency converter 230 is the same as that of the first embodiment illustrated in Fig.3, while the demodulator of the second embodiment is different from that of the first embodiment. It can be seen from Fig. 6 that the demodulator 631 further comprise means for normalizing the output y_n from the adder 223, which includes a pair of self multipliers 610 and 611 coupled to the pair of samplers 217 and 218 for providing a squared output of the signals I_n and Q_n , an adder 612 for summing the output from the pair of multipliers 610 and 611 to provide a signal $C_n = I^2(nT_s) + Q^2(nT_s)$ indicative of the signal power, and a divider 613 for normalizing the output y_n from the adder 223 by dividing by the signal power C_n , yielding:

$$x_n = \frac{I(nT_s)Q((n-1)T_s) - I((n-1)T_s)Q(nT_s)}{I^2(nT_s) + Q^2(nT_s)} = \sin(2\pi\Delta_f T_s + \Delta\Phi) \quad (13)$$

The sine of the change in phase of the received signal $r(t)$ is thus obtained and is independent of the signal power. When $2\pi\Delta_f T_s$ is small, the expression of Eqn(13) can be approximated by:

$$x_n \approx 2\pi\Delta_f T_s \cos \Delta\Phi + \sin \Delta\Phi \quad (14)$$

The expectation value of x_n in Eqn(14) yields:

$$E[x_n] = 2\pi\Delta_f T_s E[\cos \Delta\Phi] + E[\sin \Delta\Phi] \quad (15)$$

For a one-bit differential detector, the phase difference can be approximated by the following equation:

$$\Delta\Phi \approx b_{k+1}\theta_1 + b_k\theta_0 + b_{k-1}\theta_{-1} \quad (16)$$

where θ_i is the result of integration over one sampling duration generated by the i th symbol element.

For the reason given in the first embodiment $E[\sin \Delta\Phi] = 0$. From Eqn(14), the frequency offset produces a low frequency signal $2\pi\Delta_f T_s \cos \Delta\Phi$ at the output of differential demodulator. The threshold signal for the comparator 224 is non-zero due to the frequency offset. Data slicer 614 is used in Fig.6 to adaptively track the low frequency signal $2\pi\Delta_f T_s \cos \Delta\Phi$, which is used as the threshold level for the following comparator 224. The detailed structure of the data slicer 614 is shown in Fig. 7. The difference between the data slicer of Fig. 4 and 7 is that the data slicer 614 further comprises a reset signal generator 710 which is used to detect the start of data transmission and generate a reset signal to initiate the adaptive IIR filter coefficient generator 412, tracker 410 and adaptive IIR filter 411. In order to allow the receiver to operate properly in a burst mode communication system, it is important to determine when the burst data transmission starts. The reset signal generator 710 includes a simple LPF filter which is used to calculate the average value of the signal power output c_n from the demodulator 631. Fig. 8 shows the flow chart of the operation of the data slicer 614 of Fig. 6. Prior to the start of data transmission, the parameters α , Max , Min , dc and d are reset to pre-defined initialization values, in which parameter d is the output of the simple LPF filter of the reset signal generator 710. Then, the signal power c_n from the demodulator 631 is low-pass filtered by the reset signal generator 710 to provide an averaged output $d_n = \sigma d_{n-1} + (1-\sigma)c_n$, where the value of σ is application dependent, and in the present embodiment it is a constant in the range of (0,1).

The average value d_n of the signal power c_n is compared with its previous values d_{n-1} at the symbol rate to determine the start of the data transmission. In this embodiment, the average value d_n is compared with its weighted previous values γd_{n-K} , in which γ represents a weighting factor of d_{n-K} , K is the oversampling factor which is defined in Eqn.(3) and l is an integer ($l=1,2,3\dots$).

The the positive and negative peaks of the demodulator output x_n are then tracked by tracker 410 based on the following rules:

- if $x_n < x_{n-1} > x_{n-2}$ and $x_{n-1} > Min + threshold$ and $x_{n-1} < MAX$,
And if $x_{n-1} > Max$ or $x_{n-1} > dc_{n-1}$, then $Max = x_{n-1}$
- if $x_n > x_{n-1} < x_{n-2}$ and $x_{n-1} < Max - threshold$ and $x_{n-1} > -MAX$,
And if $x_{n-1} < Min$ or $x_{n-1} < dc_{n-1}$, then $Min = x_{n-1}$

Since the amplitude of the input signal is normalized in the demodulator 631 of Fig. 6, the two pre-determined constants "*threshold*" and "*MAX*" are only proportional to the sampling duration, the GFSK modulation index being employed. The maximum and the minimum values Max, Min are used as the inputs to the adaptive IIR filter 411 for the calculation of the low frequency component according to the following equation

$$dc_n = (1 - \alpha_n)dc_{n-1} + \frac{\alpha_n}{2}(Max + Min). \quad (17)$$

The bandwidth of the adaptive IIR filter is reduced gradually by adjusting the coefficient α_n in the coefficient of adaptive IIR filter generator 412. The coefficient α_n is reduced as a function of time, for example, $\alpha_n = \frac{31}{32}\alpha_{n-1} + \frac{1}{32} * \frac{1}{256}$. The above process is repeated as long as the differential detector is in operation. The signal dc_n is used as an input to a comparator 224 of Fig. 6 as a threshold signal. The following rule determines logic "1" or "0" to be transmitted:

$$\hat{b}_n = \begin{cases} 1, & x_n > dc_n \\ 0, & x_n \leq dc_n \end{cases} \quad (18)$$

In summary, a differential detector has been disclosed which can reduce the distortion caused by the frequency offset in order to improve the BER performance. The scope of the invention is not restricted to the described embodiments. For example, a subtractor can be disposed following the slicer in place of the comparator, for subtracting the output of the data slicer from the demodulated signal of the demodulator and determines logic "1" or "0" depending on whether the result of the subtracting is larger than zero or not. Alternatively, the output from the data slicer need not be further utilized in the detector, but may form a signal output to other circuitry.

Numerous other modifications, changes, variations, substitutions and equivalents will therefore occur to those skilled in the art without departing from the scope of the present invention as defined by the following claims.

CLAIMS:

1. A differential detector comprising:
 - a frequency converter arranged to convert an input signal into a demodulated baseband signal;
 - sampling means arranged to sample said demodulated baseband signal at a sampling frequency to provide a sampled signal;
 - a demodulator arranged to demodulate the sampled signal to provide a demodulated signal; and
 - frequency offset sensing means arranged to sense an envelope of the demodulated signal to provide an offset signal indicative of a frequency offset of the input signal.
2. A differential detector according to claim 1, wherein said sensing means comprises:
 - means arranged to track the envelope of said demodulated signal from said demodulator and provide a tracking signal; and
 - a filter arranged to low pass filter the tracking signal to provide the offset signal.
3. A differential detector according to claim 2, wherein said filter is an adaptive IIR filter.
4. A differential detector according to claim 2 or claim 3, wherein said sensing means further comprises a filter coefficient generator
5. A differential detector according to claim 4, wherein said filter coefficient generator reduces the filter coefficient as a function of time.
6. A differential detector according to claim 5, wherein said filter coefficient generator adjusts the coefficient of filter according to the following:

$$\alpha_n = \frac{31}{32} \alpha_{n-1} + \frac{1}{32} * \frac{1}{256},$$

wherein α_n is the filter coefficient at time n, α_{n-1} is the filter coefficient at time n-1.

7. A differential detector as claimed in any one of claims 2 to 4 wherein said filter has a bandwidth which decreases as a function of time.

8. A differential detector according to any one of the preceding claims wherein said sensing means further comprises a reset signal generator arranged to detect the start of input data transmission and reset the sensing means.

9. A differential detector as claimed in claim 8 wherein the generator is arranged to detect signal power to detect the start of transmission.

10. A differential detector as claimed in claim 9 wherein the demodulator comprises power normalizing means arranged to generate a power signal from the sampled signal and provide a normalized demodulated signal to the generator.

11. A differential detector as claimed in any one of claims 1 to 8 wherein the demodulator includes power normalizing means arranged to generate a power signal from the sampled signal and provide a normalized demodulated signal to the sensing means.

12. A differential detector according to any one of the preceding claims, wherein the sensing means further comprises a comparator arranged to compare said demodulated signal with a threshold provided by the offset signal to provide an output signal.

13. A differential detector according to claim 12, wherein said comparator provides a logical "1" output if said demodulated signal is larger than the threshold and otherwise output logical "0".

14. Apparatus as claimed in any one of the preceding claims, wherein the sensing means is arranged to sense the envelope of the demodulated signal by making the following determinations:

if $x_n < x_{n-1} > x_{n-2}$ and $x_{n-1} > \text{Min} + \text{threshold}$ and $x_{n-1} < \text{MAX}$,

And if $x_{n-1} > \text{Max}$ or $x_{n-1} > \text{dc}_{n-1}$, then $\text{Max} = x_{n-1}$

if $x_n > x_{n-1} < x_{n-2}$ and $x_{n-1} < \text{Max} - \text{threshold}$ and $x_{n-1} > -\text{MAX}$,

And if $x_{n-1} < \text{Min}$ or $x_{n-1} < \text{dc}_{n-1}$, then $\text{Min} = x_{n-1}$

where, x_n, x_{n-1}, x_{n-2} are respectively a sample at time n , a sample at time $n-1$ and a sample at time $n-2$ of said first input signal, dc_{n-1} is a low frequency component of the envelope of the demodulated signal at time $n-1$, Max and Min represent values of negative and positive peaks of the envelope of the demodulated signal, and threshold and MAX are preset constants.

15. Apparatus as claimed in claim 14, wherein the threshold and MAX are proportional to a sampling duration, a modulation index or amplitude of the demodulated signal.

16. Apparatus as claimed in claim 14 or claim 15 where dependent on claim 2, wherein said filter is arranged to calculate a component of the offset signal of the

$$\text{form : } \quad \text{dc}_n = (1 - \alpha_n) \text{dc}_{n-1} + \frac{\alpha_n}{2} (\text{Max} + \text{Min})$$

where, dc_n is said frequency component of said input signal at time n , dc_{n-1} is said frequency component at time $n-1$, and α_n is a coefficient of the filter at time n .

17. A detector as claimed in any one of the preceding claims wherein the demodulated baseband signal and the sampled signal comprise two signal components in phase quadrature.

18. A differential detector comprising:

a frequency converter arranged to convert an input signal into a demodulated baseband signal;

sampling means arranged to sample said demodulated baseband signal at a sampling frequency to provide a sampled signal;

a demodulator arranged to demodulate the sampled signal to provide a demodulated signal; and

a filter arranged to filter the demodulated signal to provide a filtered signal indicative of a frequency offset of the input signal and wherein the filter is arranged to have a bandwidth which decreases as a function of time.

ABSTRACT


DIFFERENTIAL DETECTOR

A differential detector is disclosed which comprises: a frequency converter (230) arranged to convert an input signal into demodulated baseband signals; samplers (217, 218) arranged to sample said demodulated baseband signals at a sampling frequency to provide sampled signals; a demodulator (231) arranged to demodulate the sampled signals to provide a demodulated signal; and a data slicer (310) arranged to sense an envelope of the demodulated signal to provide an envelope signal and a comparator (224) arranged provide an output signal dependent upon the demodulated signal and the envelope signal.

Figure 3


* 102102 *





Prior Art

Fig.1



Prior Art

Fig.2




Fig.3





Fig.4

FIG. 5






Fig. 6




Fig.7




Fig. 8